



MICROCIRCUIT DATA SHEET

MNLMC6062AM-X REV 0A0

Original Creation Date: 08/16/95
Last Update Date: 10/23/98
Last Major Revision Date: 04/19/96

PRECISION CMOS DUAL MICROPPOWER OPERATIONAL AMPLIFIER

General Description

The LMC6062 is a precision dual low offset voltage, micropower operational amplifier, capable of precision single supply operation. Performance characteristics include ultra low input bias current, high voltage gain, rail-to-rail output swing, and an input common mode voltage range that includes ground. These features, plus its low power consumption, make the LMC6062 ideally suited for battery powered applications.

Other applications using the LMC6062 include precision fullwave rectifiers, integrators, references, sample-and-hold circuits, and true instrumental amplifiers.

This device is built with National's advanced double-Poly Silicon-Gate CMOS process.

Industry Part Number

LMC6062AM

NS Part Numbers

LMC6062AMJ/883

Prime Die

LMC6062

Controlling Document

5962-9209403MPA

Processing

MIL-STD-883, Method 5004

Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp Description Temp (°C)

1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

Features

(Typical Unless Otherwise Noted)

- Low offset voltage. 100uV
- Ultra low supply current. 16uA/Amplifier
- Operates from 4.5V to 15V single supply.
- Ultra low input bias current. 10fA
- Output swing within 10mV of supply rail, 100k load.
- Input common-mode range includes V-.
- High voltage gain. 140dB
- Improved latchup immunity.

Applications

- Instrumentation amplifier.
- Photodiode and infrared detector preamplifier.
- Transducer amplifiers.
- Hand-held analytic instruments.
- Medical instrumentation.
- D/A converter.
- Charge amplifier for piezoelectric transducers.

Recommended Operating Conditions

(Note 1)

Supply Voltage

$$4.5V \leq V+ \leq 15.5V$$

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Electrical Characteristics

DC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
 DC: $V_+ = 5V$, $V_{cm} = 1.5V$, $V_- = 0V$, $V_o = 2.5V$, $R_l > 1M$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Vio	Input Offset Voltage					350	uV	1
							750	uV
Iib	Input Bias Current					25	pA	1
							100	pA
Iio	Input Offset Current					25	pA	1
							100	pA
CMRR	Common Mode Rejection Ratio	$0V \leq V_{cm} \leq 12.0V$, $V_+ = 15V$				75	dB	1
							70	dB
+PSRR	Positive Power Supply Rejection Ratio	$5V \leq V_+ \leq 15V$, $V_o = 2.5V$				75	dB	1
							70	dB
-PSRR	Negative Power Supply Rejection Ratio	$-10V \leq V_- \leq 0V$, $V_o = 2.5V$				84	dB	1
							70	dB
Vcm	Input Common-Mode Voltage Range	$V_+ = 5V$ and $15V$ for $CMRR \geq 60$ dB			$V_+ - 2.3$	-0.1	V	1
					$V_+ - 2.6$	0	V	2, 3
Io	Output Current	Sourcing, $V_o = 0V$				16	mA	1
							8	mA
		Sinking, $V_o = 5V$				16	mA	1
							7	mA
		$V_+ = 15V$, Sourcing, $V_o = 0V$				15	mA	1
							9	mA
		$V_+ = 15V$, Sinking, $V_o = 13V$			1	24	mA	1
					1	7	mA	2, 3
Icc	Supply Current	Both Amplifiers: $V_+ = +5V$, $V_o = 1.5V$				38	uA	1
							60	uA
		Both Amplifiers: $V_+ = +15V$, $V_o = 7.5V$				47	uA	1
							70	uA

Electrical Characteristics

DC PARAMETERS (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)
DC: $V_+ = 5V$, $V_{cm} = 1.5$, $V_- = 0V$, $V_o = 2.5V$, $R_l > 1M$

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Avs	Large Signal Voltage Gain	Rl = 100K Ohms, Sourcing	2		400		V/mV	4
			2		200		V/mV	5, 6
		Rl = 100K Ohms, Sinking	2		180		V/mV	4
			2		70		V/mV	5, 6
		Rl = 25K Ohms, Sourcing	2		400		V/mV	4
			2		150		V/mV	5, 6
		Rl = 25K Ohms, Sinking	2		100		V/mV	4
			2		35		V/mV	5, 6
Vop	Output Swing	Rl = 100K Ohms to 2.5V			4.990	.010	V	4
					4.970	.030	V	5, 6
		Rl = 25K Ohms to 2.5V			4.975	.020	V	4
					4.955	.045	V	5, 6
		V+ = 15V Rl=100K Ohms to 7.5V			14.975	.025	V	4
					14.955	.050	V	5, 6
		V+ = 15V Rl=25 K Ohms to 7.5V			14.900	.050	V	4
					14.800	.200	V	5, 6

AC PARAMETERS

(The following conditions apply to all the following parameters, unless otherwise specified.)
AC: $V_+ = 5V$, $V_{cm} = 1.5$, $V_- = 0V$, $V_o = 2.5V$, $R_l > 1M$

Sr	Slew Rate	V+ = 15V	3		20		V/mS	4
			3		8		V/mS	5, 6
Gbw	Gain-Bandwidth				80		KHz	4
					75		KHz	5, 6

Note 1: Do not short circuit output to V_+ , when V_+ is greater than 13V or reliability will be adversely affected.

Note 2: $V_+=15V, V_{cm}=7.5V$ and R_l connected to 7.5V. For Sourcing tests, $7.5V \leq V_o \leq 11.5V$. For Sinking tests, $2.5V \leq V_o \leq 7.5V$.




Note 3: Configure for voltage follower, 0 to 10V input step. For +Slew, is measured between 5.5V and 8.0V. For -Slew, is measured between 6.0V and 3.5V.

Graphics and Diagrams

GRAPHICS#	DESCRIPTION
06086HRC4	CERDIP (J), 8 LEAD (B/I CKT)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
P000119A	CERDIP (J), 8 LEAD (PIN OUT)

See attached graphics following this page.

R E V I S I O N S			
LTR	DESCRIPTION	E. C. N.	DATE
L	REVISE PER CURRENT STD; REDRAW	10002	09/21/93
			BY/APP'D TL/



MILAERO
CONFIGURATION CONTROL
MIL-M-38510
CONFIGURATION CONTROL


CONTROLLING DIMENSION: INCH	
APPROVALS	DATE
DRAWN T. LEQUANG	09/21/93
DFTG. CHK.	
ENGR. CHK.	
APPROVAL	
 PROJECTION INCH [MM]	
SCALE N/A	SIZE B
DRAWING NUMBER MKT-J08A	
DO NOT SCALE DRAWING	SHEET 1 OF 1

NATIONAL SEMICONDUCTOR CORPORATION
2900 Semiconductor Drive, Santa Clara, CA 95052-8090

CERDIP (J),
8 LEAD

NOTES: UNLESS OTHERWISE SPECIFIED

- LEAD FINISH TO BE 200 MICROMETERS / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
- JEDEC REGISTRATION MO-036, VARIATION AA, DATED 04/1981.



LMC6062J

8 - LEAD DIP

CONNECTION DIAGRAM

TOP VIEW

P000119A

Revision History

Rev	ECN #	Rel Date	Originator	Changes
0A0	M0002850	10/23/98	Barbara Lopez	Initial Release of MDS: MNLMC6062AM-X Rev. 0A0.